Abstract -In this paper, we describe the correlanon assumptions made by different power analysis methods and evaluate the impact on the accuracy of total power dissipatiim calculation as well as of the power dissipated by individual signals. I n d u s~a l circuits and applications are used. The results show that some assumptions cause inaccuracies of more than 100% for certain circuit types.
INTRODUC'TION

Power Consumption
In CMOS circuits, power consumpticn is dominated by c h q i n g and dischqing of capacitances, when il transition occurs at an intemal or at an output signal [l] . Short circuit and leakage current dissipate additional power but can made small with proper design technique. The total capacitive power consumption in a circuit is given by
where C; is the total capacitance driven by signal i. The supply voltage is denoted by vdd. Let ai be the switching activity of signal i, i.e., the average number of 1+0 or O -t l transitions on signal i per second. Since Vdd and Ci are known from the technology library parameters, the main problem of power analysis at logic level is the estimation of the switching activities a,.
Switching Activity Analysis
In an early design stage, a designer wants to know the rotalpower consumption of his design to explore architectural trade-offs and to decide whether a ceramic or a plastic packaging will be needed.
However, in order to optimize a design for low power using automatic methods, power consumption of signal must be known accurately since the optimization goal is to minimize ZCia;. Then, ai of each signal is part of the cost function.
In early work on power analysis, simulation of application vectors was used to estimate total power or transient behavior [2] - [6] . Event driven simulation was applied, which yields very high accuracy. The main problem of this strategy is the large CPU time requirement. In order to overcome the large CPU time requirements but to preserve the accuracy, Najm et al. suggested to use the Monte Carlo techniquein [7] - [ll] . primary input vecIors are randomly generated according to statistical data at primary inputs. During the simulation of these pseudo random vectors, the Monte Carlo technique determines whether the switching activities have already converged and thus, whether the simulation can be terminated. With this technique, the number of simulated pseudo random vectors is minimum for a certain user-given accuracy value. Two driving factors made most researchers work in the field of probabilistic computation. Firstly, the CPU time requirements of event driven simulation are too large to compute the cost function for optimization very often. Since at the logic-level, circuits are typically optimized step by step, a limit on the number of optimization steps deteriorates the optimization quality. Secondly, computing probabilities on BDDs is very efficient if all variables in the support are uncorrelated. Most probabilistic techniques use BDDs to propagate statistical data like signal probability and switching activity from primary inputs to each intemal signal and primary output. With the number of correlations taken into account, these BDD based techniques require increasing computational costs. Several approaches [12] -[20] provide different trade-offs between accounting for correlations and computational cctsts.
Our Goal
Our goal is to understand the limitations of various analysis methods better so as b3 weigh these methods in terms of applicability for analysis and optimization. For this purpose, we describe the correlation assumptions and evaluate the inaccuracies caused by them.
Surprisingly, the inaccuracies caused by the correlation assumptions have hardly been examined yet, although they often dominate the accuracy of an analysis technique. In [ 161, the importance of sequential correlatisans is shown, and [19] considers the effect of spatial correlations at primary inputs.
In this paper, we define the different correlations and map each correlation assuniption to the classes of analysis techniques that assume them. Then, we apply indusmal circuits and applications to demonstrate which correlation assumption causes a major inaccuracy on what typl: of circuit. For the purpose of this evaluation, several experiments were performed. We describe in detail the obtained results. Inaccuracies are examined in terms of both total switching activity and switching activity of each signal. Some of the examined correlation assumptions cause inaccuracies of more than 100%. Such an inaccuracy is unacceptable for low power optimization. A cost function estimated with this level of inaccuracy will guide the optimization process to poor results.
The paper is oiganized as follows. In the next section, correlations and correlation assumptions are inlroduced. Section 3 describes the setup for experiments. In Section 4, the experiments are presented in detail. They are summarized and examined in Section 5. Conclusions are drawn in Section 6.
IOVERVIEW OF CORRELATIONS
Ignorance of cerrain correlations is a common assumption that is made in power analysis research. In this section, we introduce different types of correlations and present a survey on which analysis techniques ignore what type of correlation.
Analysis Model
Let us k i t recall the definition of the terms signalprobability and switching activirv. Signal probability of a signal i denoted by p ( i ) reflects the fraction of the time that signal i takes on value 1 as opposed to value 0. Switching activity of a signal i denoted by E ( i ) is the average numl3er of transitions on signal i (0 to 1 and 1 to 0) per second.
Most probabilistic approaches assume zero gate delay. Thus the power dissipation due to glitches is not reflected. For all presented evaluations, we also consider zero delay and thus neglect inaccuracies caused by this approximation because of the following reasons. Firstly, the contribution of glitch power has already been examined in several papers [13, 21, 221 . Secondly, the computation of the number of glitches needs accurate information on the delay caused by gates and by their interconnects. Logic-level power analysis was de-;eloped to estimate the power consumption at an early design stage. 'I)ipically at this stage, placement and routing has not yet been carried out and even gate delays are not known exactly u n a technology mapping has been finished. Thus, it is not possible to account for $itches correctly. 
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Circuits agnalr
The following circuits were used for the described experiments: Controller -Alarm clock: A l m s can be set and triggered.
- Figure 3 , the highly overestimated signal marked with label "a)" is considered to have a higher switching activity than most signals actually having a higher switching activity For example, the signal with label "b), would be assumed to have a lower switching activity than the signal with label "a)", and thus, a power optimization technique may assign a higher capacitance to this signal than to the signal with label "a)". Therefore, the optimization process will result in a higher instead of a low power implementation. ignoring PI carelations For the mixed circuit, the error in terms of total switching activity is 26%. The erro:r in terms of signal switching activity is 56%, which is too high to guide the optimization.
For the controsller type circuits, it is dficult to make a statement on the impact of the primary input correlations, because the impact heavily depends on whether the random vectors represent real operations. We will illustrate this with an example. In the application, the reset signal [nay initially be 1 for four clock cycles and then be 0 for all other vectors. So, there was one transition. Now, vectors are randomly generated. The signal probability and switching activity of the reset signal are preserved if this signal is 0 for all vectors and switches to '1 for the four last vectors. The controller, however, may start in a slate, which is unreachable from the initial state of the application. If this happens, the error for pseudo random vectors can be very high while it is typically very low if the random vectors represent real operations.
Inaccuracy Due to Ignoring Spatial Correlations of Internal Signals and Simultaneous Switching
We computed the swirching activities of the combinational logic with the probabiiistic technique of [12] . This probabilistic technique accounts for l k t order temporal correlations accurately. Spatial correlations at prim;uy inputs and at intemal signals are ignored. Table 4 : Inaccuracies due to ignoring intemal spatial correlations and
In Table 4 , the: activities obtained by using this probabilistic technique are compared to the activities obtaind by a simulation of pseudo random vectors. For the small datapath modules and for the controller type circuits, the accuracy in terms of total and the signal switching activity is sufficient. For the mixed circuit, the accuracy of the total switi-hing activity may be acceptable, while the signal switching activity shows an average relative error of 50%. 
Inaccuracy Due to Ignoring Diflerent Application Vector Sets
We also performed an experiment to determine the sensitivity of circuits to dlfferent applications. This was done to determine whether it is possible to assign an invariant power number to a module (e.g., a multiplier) in order to characterize it in a module library.
We applied two different applications to the same circuit, simulated the vector sets of these two applications, and compared the determined switching activities of the intemal signals. Table 6 . Firstly, even the smallest error in Table 6 , which has appeared for small datapath modules, can produce a scattered diagram like the one in Figure 3 . Using such analysis data will cause poor low power optimization results. This indicates that the correlation assumption is unacceptable. Secondly, each circuit type has a different main source of inaccuracy. Therefore, an estimation technique that is useful for all types of circuits must account for all these sources of inaccuracy.
Note that in the tables above, we have presented relative errors.
In several papers about switching activity analysis, the absolute error instead of the relative error is given in terms of transition probabilities (i.e., switching activity per clock cycle). Obviously, probabilities are smaller than 1 and our observation is that hansition probabilities are on average significantly smaller than 1. This is also the case for the example in Figure 3 . The scattered diagram of this example illusnates an example of an average relative error e i g & equal to 39%. For this example, rhe average absolute error equals 0.067. Thus, it is about 6 times smaller than the relative error. Table 1 shows that all analysis techniques beside of simulating application vectors cannot account for either sequential correlations or spatial correlations of primary inputs. Additionally, none of these techniques can handle higher order temporal correlations.
Implications for Power Analysis and Optimization
Probabilistic techniques handle spatial and sequential correlations only approximately as shown in Table 1 . Furthermore, a sequential circuit is represented as a system of equations. The accuracy of the solution of a system of equations is unclear, given that the equations are inaccurate due to the correlation approximations. For large sequential ISCAS benchmarks, no results of probabilistic techniques have been presented so far.
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Monte Carlo simulation can handle sequential correlations and spatial correlations of intemal signals exactly. But spatial correlations at primary inputs and higher order temporal correlations are ignored. For datapath modules and mixed circuits, ignoring primary input correlations causes inaccuracies that are too large to guide low power optimization.
For power optimization using automatic methods, the only analysis technique that is sumciently accurate for all circuit types is the simulation of application vectors. Unfortunately, this technique may require considerable CPU time.
CONCLUSION
In the recent years, many techniques have been presented to analyze switching activities at signals inside a circuit. To achieve high efficiency, all these techniques are based on correlation assumptions.
We described which correlation assumptions are made by what kind of estimation techniques, and we examined the inaccuracies caused by making these assumptions.
For total power consumption, existing analysis techniques are reasonably accurate for most circuit types. However, the accuracy in terms of signal switching activity suffers significantly due to several sources of inaccuracy. The only existing strategy that covers all sources of inaccuracy for all circuit types is the simulation of application vectors.
